ABSTRACT: Electrical transport in monolayer graphene on SrTiO 3 (STO) thin film is examined in order to promote gate-voltage scaling using a high-k dielectric material. The atomically flat surface of thin STO layer epitaxially grown on Nb-doped STO single-crystal substrate offers good adhesion between the high-k film and graphene, resulting in nonhysteretic conductance as a function of gate voltage at all temperatures down to 2 K. The two-terminal conductance quantization under magnetic fields corresponding to quantum Hall states survives up to 200 K at a magnetic field of 14 T. In addition, the substantial shift of charge neutrality point in graphene seems to correlate with the temperature-dependent dielectric constant of the STO thin film, and its effective dielectric properties could be deduced from the universality of quantum phenomena in graphene. Our experimental data prove that the operating voltage reduction can be successfully realized due to the underlying high-k STO thin film, without any noticeable degradation of graphene device performance. KEYWORDS: Graphene, SrTiO 3 , epitaxial thin film, quantum Hall conductance, high-k, gate voltage scaling G raphene has become one of the standard reference materials for the research of two-dimensional structured materials and devices over the past decade.
G raphene has become one of the standard reference materials for the research of two-dimensional structured materials and devices over the past decade. 1−4 As several intriguing characteristics of graphene have been discovered, 5−7 the combination of graphene with other functional materials is now attracting much attention. 8−15 In particular, transition metal oxides with a high dielectric constant (high-k) or ferroelectric properties have been considered as promising candidates to study synergetic effects, such as ultrahigh doping, when integrated with two-dimensional materials.
13−22 However, these anticipated operational characteristics of designed devices are difficult to realize because charge conduction in graphene is very sensitive to its environment due to the twodimensional nature itself, as well as its nonintimate contact with the oxide's surface. 23 Specifically, surface defects and/or adsorbates have been considered as the sources of such limitations. 24, 25 To study charge transport through graphene under the influence of functional oxides, graphene devices have been fabricated on the surface of bulk substrates, such as SrTiO 3 (STO) 17 18 and that of thin films such as (Br,Sr)TiO 3 , 19 Pb(Zr,Ti)O 3 , 10, 16, 20 STO, 21 and PbTiO 3 /STO superlattices. 22 Even though many interesting phenomena, including complicated hysteresis in current−voltage behaviors, have been reported in those devices, gate-voltage (V G ) scaling due to the influence of the high-k dielectric thin film has not yet been explicitly demonstrated.
STO is a quantum paraelectric which exhibits a high, nonlinear dielectric constant. 26 It exhibits a low-lying-energy, soft-mode phonon, which results in a dielectric constant that is largely tunable with temperature, that is, from 200−300 at room temperature to a couple of thousands at low temperature. 27 Ideally, the high dielectric constant of STO can effectively screen the charges in nearby layers and also add tunability to STO-based heterostructures. Graphene-STO devices have hence been fabricated to understand the modifications of charge transport in graphene under a high-k environment. 17, 21 However, the quantum Hall effect, which is a hallmark of graphene, has not yet been observed on graphene-STO thin film heterostructures, possibly due to defect-induced leakage current through the STO thin films. While quantum Hall effect was reported on a graphene-bulk STO substrate (0.5 mm thick) system, V G on the order of 10 V was required for the conventional device operation. 17 Therefore, a reasonably thin STO film is expected to work ideally as a gate dielectric for reduced operating voltage. Furthermore, the atomically flat surface of an epitaxial thin film helps to manifest graphene's intrinsic quantum transport properties that can serve as an indicator of the graphene quality on functional oxides.
In this Letter, we report voltage scaling of a graphene device on a high-k dielectric, specifically, monolayer graphene on a 300 nm thick epitaxial STO thin film. The full electric analyses as a function of V G , temperature, and magnetic field indicate that the reduction of operating voltage is successfully achieved without any degradation of the graphene device performance. Especially, the quantum Hall states of monolayer graphene on the atomically flat surface of an epitaxial STO thin film are demonstrated by the observation of a series of conductance quantization plateaus under magnetic fields, surviving even up to 200 K at 14 T. In addition, from considerations of the universality of quantum phenomena, the effective dielectric properties of an STO thin film in contact with graphene are deduced.
Epitaxial STO thin films were grown on atomically flat (001)-oriented Nb-doped (0.5 wt %) STO (Nb:STO) singlecrystal substrates using pulsed laser epitaxy (PLE) at 700°C. A KrF excimer laser with a wavelength of 248 nm (IPEX 864, Lightmachinery, Nepean, Canada) was used to ablate STO ceramic target using a fluence of 1.3 J/cm 2 and a repetition rate of 5 Hz. In order to obtain stoichiometric STO thin films with minimized leakage current, we used a high oxygen partial pressure of 100 mTorr for the growth and postannealed the thin films at 400°C in 400 Torr of oxygen for an hour after the growth. Graphene flakes were mechanically exfoliated on a poly(methyl methacrylate) (PMMA)-coated silicon substrate. A monolayer graphene flake was identified by Raman spectroscopy and transferred onto the STO/Nb:STO substrate using the dry-transfer technique. 28 The source and drain electrodes consisting of a Cr/Au (5/50 nm) layer were patterned with conventional electron-beam lithography. The channel length and the width of the fabricated device were approximately 4 and 5.5 μm, respectively. For the transport experiment, the sample temperature and the external magnetic field were controlled by the cryostat (PPMS-Dynacool, Quantum Design Inc.), and the electrical measurements were carried out using a semiconductor parameter analyzer (B1500A, Agilent Technologies). Figure 1a is a schematic diagram of our graphene-on-thinfilm-STO device. The graphene layer, the epitaxial STO thin film, and the metallic Nb:STO single crystal substrate served as a channel, a gate dielectric, and a bottom gate electrode, respectively. Figure 1b shows the structural properties of the STO thin film. X-ray diffraction θ−2θ scan around the (002) Bragg reflection reveals only the substrate peak without any Pendellosung fringes, indicating that our STO film is stoichiometric. In addition, atomic force microscopy (AFM) images, shown in the insets of Figure 1b , show clean surfaces with step heights equivalent to one unit cell of STO, which is TiO 2 layer terminated. 29 This step height is preserved after the 300 nm of STO thin film growth. We note that homoepitaxial growth of the STO thin film on a lattice-matched Nb:STO substrate enabled the simple transistor device geometry with minimized defect concentration. We also believe that the high surface quality of the STO thin film enabled the observation of quantum transport in graphene in an environment selectively influenced by a high-k dielectric. The optical image of the completed device and the Raman spectrum of the exfoliated graphene flake are presented in Figure 1c .
The conductance without magnetic field, as a function of V G and temperature is shown in Figure 2a in the form of color map. For more detailed analyses the drain-current data versus V G at selected temperatures are plotted in Figure 2b . Here, the measurement range was determined by the level of gate leakage current, which was kept below 5 nA. As temperature decreases, the position of the charge-neutrality-point (CNP), corresponding to the minimum conductance, shifts toward a negative V G until the temperature reaches approximately 30 K. Below this temperature, the CNP is almost constant as indicated by the dark area in Figure 2a . In the high carrier density regime, marked by two rectangular boxes at the left and right sides of Figure 2b , the channel conductance is almost independent of the temperature, as shown in Figure 2c and e. This observation implies that temperature-related effects, such as phonon scattering or thermally activated carrier generation, are not relevant for the high carrier density regime. On the other hand, at low carrier densities near the CNP, marked with the rectangular box at the center of Figure 2b , a nontrivial temperature dependence is observed, as shown in Figure 2d . This indicates that temperature-sensitive physical processes like long-range Coulomb scattering due to charged impurities are involved in the charge transport of graphene near the CNP, as briefly discussed in the Supporting Information. 25,30−33 At low enough temperatures under magnetic fields, graphene with high-mobility carriers is expected to exhibit quantum Hall conductance in a two-terminal device configuration. 34, 35 Figure  3a shows the channel conductance quantization in our graphene-on-thin-film-STO device as a function of V G under various magnetic fields at 2 K. Here, the channel conductance G CH is equal to the inverse of channel resistance R CH , which means the real channel resistance as distinguished from the value measured across the two-terminal device. The channel resistance is defined in the Supporting Information and illustrated in Figure S1 . The observed conductance plateaus can be fitted well to the typical quantum Hall values of monolayer graphene, G CH = ν(e 2 /h), with typical filling factors of ν = 2, 6, 10, and 14. This conductance quantization phenomenon at different magnetic fields indicates that the essential electric characteristics of graphene remain intact even on top of the STO thin film. To test the stability under thermal fluctuation, conductance quantization was measured under various temperatures, as presented in Figure 3b . These data show that the signature of channel conductance quantization remains even up to 200 K. All these data indicate that conventional charge conduction through graphene in the transistor configuration is clearly reproduced, including the quantum Hall phenomena, but at much narrower V G 's because of the high-k property of the epitaxial STO thin film.
36 Figure  3c displays the quantized channel conductance as a function of temperature and V G at a fixed magnetic field of 14 T, to illustrate the temperature evolution of the quantum Hall states.
It is worthwhile to note that there is no hysteresis in the conductance during the V G sweep in our high quality sample (see Figure 2 and 3) , which manifests a stark contrast to the transport characteristics reported previously on graphene-oxide thin film devices. 21, 37 It seems that the conductance hysteresis in previous reports might have originated from other extrinsic effect related to the quality of both the graphene and STO thin film. Indeed, previous studies have used either CVD graphene on STO thin film 21 or a graphene device transferred from a silicon substrate to the target STO thin film substrate, 37 where the quantum transport phenomenon was not observed. In comparison with a conventional graphene device fabricated on a silicon/silicon-oxide substrate, our device shows nearly the same behavior without any noticeable differences other than the significant reduction of operating V G due to the high-k property of the epitaxial STO thin film as originally designed.
One of the most attractive features in the use of high-k thinfilm gate-dielectrics is the possibility of ultrahigh doping into two-dimensional structured materials. 21 Owing to the small thickness as well as high-k characteristic, the capacitance can be enlarged, which enables a much larger number of charge carriers to be injected into the conduction channel in comparison with the case of conventional silicon oxide gate dielectrics. Unfortunately, however, such advantages are limited by the leakage current as the gate dielectric layer becomes thinner. Therefore, to achieve ultrahigh doping of twodimensional materials, an analysis of the origin of leakage current is necessary. Figure 4a presents leakage current characteristics of our graphene-on-thin-film-STO device taken during the measurements in Figure 2 , where V G was applied to the Nb:STO single crystal substrate. An abrupt increase of gateleakage current occurred for the positive V G , and its threshold voltage was almost independent of temperature. For the negative V G , however, the threshold voltage increased relatively slowly in magnitude when the temperature decreased. Note that the polarity dependent leakage current characteristics can be understood based on simple band diagram, as discussed in the Supporting Information ( Figure S2) .
The temperature-dependent threshold voltages of gateleakage current in both bias directions are summarized in Figure 4b , together with the CNP voltage (V CNP ) of the graphene device from Figure 2a . Since it is well-known that unintentional doping, for example, the occasional p-type doping due to PMMA residue remaining on the graphene surface, might occur in the graphene device, there is a possibility that the CNP might be located far away from the low-leakage current region. Fortunately in this case, as shown in Figure 4b , the CNP is positioned within the V G range of low leakage current level in the measured temperature range. Interestingly, it was reported that the work function difference between graphene and STO results in electron doping of graphene exfoliated on STO substrates, 38 which is consistent with our results.
For an in-depth understanding of the role of the epitaxial STO thin film as a substrate for a graphene device, the mechanism in which the dielectric characteristics couple with the contacted graphene layer should be clarified. Even though STO is known to have a high dielectric constant, its value changes depending on the structure or thickness of the layer as well as the temperature and the type of electrodes used. 17, 21, 27, 39 For our sample, the variation of the STO dielectric constant with temperature was examined directly at a frequency of 1 kHz using the device shown in the inset of Figure 1c . Data are presented in Figure 4b along with the temperature dependent V CNP . Although the top electrode of our sample is the mixture of graphene, Cr/Au pads, and silver paste contacts, the overall shape of the temperature dependence is similar to what has been reported in the literature. 39 Interestingly, the temperature dependence of the V CNP curve roughly follows that of the inverse of the dielectric constant (red circles) in the temperature region above 50 K, as shown in Figure 4b . This indicates indirect evidence that the shift of V CNP is correlated with the change in the STO dielectric properties, partly because of screening due to extrinsic doping caused by polymer residues on the graphene flake or charged impurities such as local polar nanoregions from the substrate. 40 We note that the limited capacitance of thin-film STO dielectrics has been reported to be related to a low-permittivity interfacial "dead layer" that prohibits the full exercise of the high-k material. 41 In addition, the capacitance of STO measured with the graphene electrode was lower than that with a metal electrode, 21 indicating that it is not plausible to use the measured dielectric constant values of bulk single-crystal STO for quantitative analysis of graphene transport. We therefore took an alternative approach to obtain information on the effective dielectric constant of STO contacted with graphene, using the universal behavior of conductance quantization under magnetic fields. 34, 35, 42 The successive plateaus of quantized conductance corresponding to quantum Hall states enable us to estimate the carrier density in the graphene channel as a function of V G , which then gives the value of the effective dielectric constant of the epitaxial STO thin film. (See the Supporting Information for the detailed procedure of parameter extraction.) The effective dielectric constant ε eff was calculated to be between 250 and 330 from the proper matching of the ν = 6 resistance plateau to the filling factor as presented in the lower inset of Figure 5 . This estimate provides a slightly lower value than that in the inset of Figure 4b , which might be ascribed to the effect of poorly defined top contacts on the STO. The carriers induced in graphene are fully taken into account in the estimated results in Figure 5 , while the mixed metallic contacts (described in the Supporting Information) are used for the direct measurement of dielectric constant in Figure  4b .
To estimate the temperature-dependent carrier density required to fill the ν = 2 quantum Hall state, the voltage range ΔV 2 corresponding to the ν = 2 state was extracted at different temperatures. Here, ΔV 2 is defined using the first derivative of the conductance with respect to V G , as in the upper inset of Figure 5 . ΔV 2 shows little variation as the temperature changes from 2 to 50 K and starts to decrease slightly above 50 K, as shown in Figure 5 . This also indicates that the effective dielectric constant below 50 K does not change much, which is approximately consistent with the results of the temperature dependence of V CNP (Figure 2a) as well as that of the STO dielectric constant (Figure 4b) .
In conclusion, we demonstrated voltage scaling of a graphene layer on top of a high-k STO thin film epitaxially grown on Nb:STO single-crystal substrate. Electrical transport in the device was controlled by the STO//Nb:STO back-gate with an atomically flat surface, and the transport data successfully confirmed the scaling-down of the operating voltage. No hysteretic behavior was observed in the conductance of the device during the V G sweep, assuring the high quality of our device. The quantum Hall effect was clearly observed in the two-terminal device, and the effective dielectric properties of STO in contact with graphene were deduced from the universality of the quantum Hall phenomena. Our study can be expanded to the combination of an atomically flat high-k thin-film dielectric and an atomically thin two-dimensional semiconducting material, which offers the possibility for significant reduction of subthreshold swing for electronic device application.
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